AMD (Xilinx) · Interface & Transceivers
C67401AN, asynchronous FIFO, 64 x 4, 40 ns access time, 15 MHz data rate, 4.75 V to 5.25 V supply, 0°C to 70°C, 16-DIP, Bulk.
| Parameter / Attribute | Specification / Value |
|---|---|
| Mounting | Through Hole |
| Expansion type | Width |
| Supply voltage | 4.75 V ~ 5.25 V |
| Current - supply | 170mA |
| Operating temperature | 0°C ~ 70°C |
| Package | Bulk |
| Function | Asynchronous |
| Data rate | 15MHz |
| Access time | 40ns |
| Memory size | 64 x 4 |
| FWFT support | No |
| Case | 16-DIP |
| Bus directional | Uni-Directional |
| Retransmit capability | No |
| Programmable flags support | No |
Factory lead times blocking production? We lock verified brand-new original stock in Shenzhen within 2 hours.
Direct access to Shenzhen floor inventory, franchised allocation buffers, and factory bonded stock to resolve line-down shutdowns.
Standard factory-sealed packaging compliant with EIA-481 standards for automated high-speed SMT pick-and-place lines.
High-resolution photos of original reel labels, 2D DataMatrix, and pin coplanarity sent via WhatsApp/Telegram before you release wire payment.
The C67401AN is a 64-word by 4-bit asynchronous FIFO. It buffers data between two clock domains at up to 15 MHz, with a 40 ns access time.
The 40 ns access time is the delay from the read-enable edge to data appearing on the outputs. The 15 MHz data rate sets the maximum toggle rate on the read and write clocks.
The access time is 40 ns, measured from the read-enable transition to data valid on the outputs.
The supply voltage range is 4.75 V to 5.25 V, standard 5 V logic.
The package is a 16-pin DIP (16-PDIP) with 0.3-inch row spacing, through-hole mounting.