Skip to main content
Log in
Renesas Electronics 74LVCH162374APAG — Logic ICs

74LVCH162374APAG D-Type Flip-Flop, 3.3V, 6.2ns, 48-TSSOP

MPN74LVCH162374APAG
End of Life

Renesas 74LVCH162374APAG, 74LVCH series, D-Type flip-flop, dual 8-bit, tri-state non-inverted outputs, positive edge trigger, 2.7V-3.6V supply, 6.2ns @ 3.3V/50pF, -40 to 85°C, 48-TSSOP.

$1.55Ref. price · indicative, final on quote
Renesas Electronics 74LVCH162374APAG datasheet (PDF)
Packaging48-TFSOP (0.240", 6.10mm Width)
RoHSROHS3 Compliant
Series74LVCH
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

74LVCH162374APAG specifications
ParameterValue
TypeD-Type
Series74LVCH
Output typeTri-State, Non-Inverted
Trigger typePositive Edge
MountingSurface Mount
Supply voltage2.7V ~ 3.6V
Current - quiescent10 µA
Current - output high, low12mA, 12mA
Operating temperature-40°C ~ 85°C (TA)
PackageTube
FunctionStandard
Case48-TFSOP (0.240\", 6.10mm Width)
Input capacitance4.5 pF
Number of elements2
Number of bits per element8
Max propagation delay @ v, max CL6.2ns @ 3.3V, 50pF

Product details

The Renesas 74LVCH162374APAG is a dual 8-bit D-type flip-flop with tri-state, non-inverted outputs on a positive edge trigger. It is part of the 74LVCH series. Each output can sink or source 12 mA, sufficient to drive a standard logic input or a low-power LED indicator without an external buffer. The quiescent current is 10 µA, so standby power is negligible in battery-backed or always-on rails.

For a BOM freeze or a long-life industrial design, this part does not introduce obsolescence risk on the flip-flop line.

Frequently asked questions

Is 74LVCH162374APAG 3.3V compatible and what is its input capacitance?

Yes, the supply range is 2.7V to 3.6V, so 3.3V operation is the nominal use case. Input capacitance is 4.5 pF per input, which keeps the bus load low for high fan-out designs.

How many flip-flops are in 74LVCH162374APAG?

The 74LVCH162374APAG contains two elements (dual), each with 8 bits per element, for a total of 16 D-type flip-flops in one 48-TSSOP package.