Skip to main content
Texas Instruments LMK00308SQ/NOPB — Clock & Timing ICs

LMK00308SQ/NOPB Fanout Buffer 3:9 3.1 GHz 40-WQFN

MPNLMK00308SQ/NOPB
Active

Texas Instruments LMK00308SQ/NOPB, Fanout Buffer (Distribution), Multiplexer, Translator, 3:9 ratio, 3.1 GHz max, 3.15V~3.45V supply, -40°C~85°C, 40-WQFN (6x6), Surface Mount.

$11.9700Ref. price · indicative, final on quote
Packaging40-WFQFN Exposed Pad
RoHSROHS3 Compliant
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

LMK00308SQ/NOPB specifications
ParameterValue
TypeFanout Buffer (Distribution), Multiplexer, Translator
MountingSurface Mount
Voltage3.15V ~ 3.45V
Frequency3.1 GHz
Operating temperature-40°C~85°C
InputCML, HCSL, HSTL, LVDS, LVPECL, SSTL, Crystal
OutputHCSL, LVCMOS, LVDS, LVPECL
PackageTape & Reel (TR); Cut Tape (CT)
Case40-WFQFN Exposed Pad
Number of circuits1
Ratio - Input:Output3:9
Differential - Input:OutputYes/Yes

Product details

What this clock buffer does on the board

The Texas Instruments LMK00308SQ/NOPB is a 3:9 fanout buffer that also integrates a multiplexer and level translator — one chip handles CML, HCSL, HSTL, LVDS, LVPECL, SSTL, or crystal inputs and fans them out as HCSL, LVCMOS, LVDS, or LVPECL. With a maximum frequency of 3.1 GHz, it sits in high-speed clock trees where you need to distribute a clean reference to multiple endpoints — think FPGA reference clocks, SERDES framing, or ADC/DAC sample clocks. The 40-WQFN package with exposed pad needs a solid thermal via stitch under the paddle if you're running multiple outputs near the frequency ceiling.

3.1 GHz — what that buys you in a clock tree

The 3.1 GHz maximum frequency means this buffer can pass through the fastest common clock standards without reclocking — 10G Ethernet reference clocks, JESD204B SYSREF, or PCIe Gen4/5 reference clocks all fit comfortably. The differential input-to-output path is fully differential (yes/yes), so additive jitter stays low; you are not converting to single-ended and back. At these speeds, the 40-WQFN package's exposed pad is not optional — it is the return path for the output drivers. Plan for a solid ground-plane connection under the part.

Input and output format flexibility

The LMK00308 accepts seven input formats — CML, HCSL, HSTL, LVDS, LVPECL, SSTL, and crystal — and outputs in four: HCSL, LVCMOS, LVDS, LVPECL. That makes it a universal clock-format bridge on a mixed-logic board. If your FPGA bank runs HCSL but the oscillator is LVDS, this part translates in one device. The 3:9 input-to-output ratio gives three selectable input banks feeding nine outputs, which is enough to distribute a master clock to multiple ASICs, FPGAs, and SerDes transceivers without a second fanout stage.

Supply and temperature — industrial range, tight rail

The supply range is 3.15 V to 3.45 V — a tight 3.3 V ±4.5 % window. That is typical for high-speed clock buffers because the output swing and common-mode levels are calibrated to a narrow rail. No AEC-Q grade is listed, so it is not qualified for automotive under-hood use.

Frequently asked questions

What is the difference between LMK00308SQ/NOPB and CDCLVP1204RGTR?

The CDCLVP1204RGTR is a 2:4 LVPECL fanout buffer with a 2 GHz maximum frequency and a wider supply range (2.375 V). The LMK00308SQ/NOPB offers a 3:9 ratio, 3.1 GHz max frequency, and supports seven input formats including LVDS, HCSL, and crystal — making it a more flexible universal clock buffer. The CDCLVP1204 is a simpler LVPECL-only fanout for designs that do not need multi-format translation.