Microchip Technology AT24C32D-STUM-T — Memory (DRAM / SRAM / Flash / EEPROM)
Technical Documents PDF / CAD
RoHS Compliant · Lead-Free EIA-481 Standard
Microchip Technology / Memory (DRAM / SRAM / Flash / EEPROM)

Microchip AT24C32D-STUM-T 32Kbit I2C EEPROM, 1 MHz, SOT-23-5

MPN AT24C32D-STUM-T
Active Spot Stock · 24-48h Dispatch 100% Original Sealed

Microchip AT24C32D-STUM-T, 32Kbit I2C EEPROM, 1 MHz clock, 550 ns access time, 1.7V-5.5V supply, SOT-23-5 package, -40°C to +85°C, Active.

In Stock: 97 pcs
MOQ: 1 pcs
Logistics: DHL / FedEx DAP (Global Express · 3-7d) Russia & CIS DDP (Door-to-Door Cleared)
Dispatch: Shenzhen / HK
Unit Price (USD)
$1.41 / pc
Direct Purchase Ready
Volume Pricing Breaks Confirmed upon quotation
1+ pcs
$1.41
10+ pcs
$1.18
30+ pcs
$1.05
Working on a production BOM or have a target unit price? Submit Target Price
Buy Now

$1.41 / ea

97 in stock — maximum per order · 3–4 days lead time

$1.18 / ea from 10 pcs

Upload Full BOM List
[SPEC] Essential Parameters Snapshot Full Specifications (14)
Package / Case SOT-23-5 Thin, TSOT-23-5
Supply Voltage 1.7V ~ 5.5V
Speed / Frequency 1 MHz
Memory / RAM 32Kbit
ALT
Facing long factory lead times or allocation on AT24C32D-STUM-T? Verified pin-compatible alternatives available with active Shenzhen stock and 100% solder-ready footprint match.

Full Technical Specifications

14 Parameters
AT24C32D-STUM-T specifications
Parameter / AttributeSpecification / Value
Memory typeNon-Volatile
MountingSurface Mount
Supply voltage1.7V ~ 5.5V
Clock frequency1 MHz
Memory interfaceI²C
Operating temperature-40°C~85°C(TA)
PackageTape & Reel (TR); Cut Tape (CT)
TechnologyEEPROM
Access time550 ns
Memory size32Kbit
Memory formatEEPROM
CaseSOT-23-5 Thin, TSOT-23-5
Memory organization4K x 8
Write cycle time - word, page5ms
100% Footprint Match · Solder-Ready (No PCB Redesign Needed)

Need Stock or a Drop-in Second-Source for AT24C32D-STUM-T?

Package: DIP-8 / SOIC-8 / TSSOP-8 · Pin-compatible replacements with immediate Shenzhen spot stock

Footprint Match 98%
Supply Chain & Allocation Reality:

The 24Cxx row is the settings, calibration and counter memory of a generation of instruments, monitors, meters and chargers: a 2-wire serial EEPROM whose 8-pin footprint never changes from 24C02 to 24C64, and whose address pins A0, A1 and A2 change MEANING at almost every density step. The base device address is always the industry-standard 1010 pattern, the SDA/SCL bus is open-drain with pull-ups, and the WP pin guards the array - and the substitutions that fail are almost never electrical: they are firmware assumptions about word addressing, or a cascade of devices whose address pins just became memory address bits.

Verified Pin-Compatible Replacements (3 verified alternatives)

24C16 Microchip (Atmel) / STMicroelectronics / onsemi DIP-8 / SOIC-8
Pin-to-Pin (Minor Clock/Init Tuning)
Availability & Target Pricing:

The Density Ladder and the Address Pins

Shenzhen Spot Stock (24-48h Dispatch)

Electrical & Core Specs:

The same footprint four steps up: while 24C02 uses A0-A2 for hardware addressing (eight devices per bus), 24C04 drops A0, 24C08 drops two of them, and 24C16 repurposes all three as high-order memory address bits - one device per bus.

Identical 1.8-5.5V class envelopes across the row.

Compatibility & Drop-In Notes: The word address width grows with density (8 bits at 24C02 toward 11 at 24C16): firmware that writes with one address byte behaves differently once the address crosses the first 256 bytes. When upgrading density, verify the addressing sequence against the target datasheet, not the old one.
Package & Solder Footprint: DIP-8 pin map never moves: A0-A2, GND, SDA, SCL, WP, VCC.
Shenzhen Warehouse Stock & MOQ: The full ladder stocked; quote density and package together.
24C32 / 24C64 Microchip (Atmel) / STMicroelectronics DIP-8 / SOIC-8
Functional Equivalent
Availability & Target Pricing:

The Two-Byte Address Boundary

Shenzhen Spot Stock (24-48h Dispatch)

Electrical & Core Specs:

Beyond 2K bits the family changes address protocol: the word address becomes two bytes - and the address pins return to hardware duty (A0-A2 useful again for up to eight devices).

Same bus; the change is in the byte sequence, not the volts.

Compatibility & Drop-In Notes: Crossing the 24C16 to 24C32 line is a firmware event, not a footprint event: update the addressing, then the pin-based cascade options come back.
Package & Solder Footprint: Same 8-pin body again - the trap of the whole family.
Shenzhen Warehouse Stock & MOQ: Stocked; pair the quote with the addressing the firmware implements.
AT24C02 vs CAT24C02 vs ST24C02 Atmel / onsemi / STMicroelectronics (second sources) DIP-8 / SOIC-8
100% Drop-in (Zero Code Change)
Availability & Target Pricing:

The Second-Source Shelf

Shenzhen Spot Stock (24-48h Dispatch)

Electrical & Core Specs:

The family was designed as an industry standard: the same 1010 device address, the same pin map, the same bus behavior under every vendor prefix - the reason a 24Cxx is a specification as much as a part number.

Minor differences live in the margins of the datasheets (timing at the fast modes, internal write cycle specifics) - the standard behaviors are common.

Compatibility & Drop-In Notes: The WP pin deserves the same attention as the address pins: the write-protect behavior depends on the design and sometimes on the vendor internal default - a board that will not save settings after a memory swap usually has WP where the new part does not like it.
Package & Solder Footprint: DIP-8/SOIC-8 shared across vendors.
Shenzhen Warehouse Stock & MOQ: Stocked across prefixes; same density, same suffix, photographed lots.
Buyer & Quality Checklist for Sourcing Alternatives
  • The pin map is eternal: 1-3 A0/A1/A2, 4 GND, 5 SDA, 6 SCL, 7 WP, 8 VCC across every density - the family promise that hides the real variable: what A0-A2 mean at this density.
  • Address-pin roles by density: 24C02 uses all three (eight devices per bus); 24C04 drops A0; 24C08 keeps only A2; 24C16 uses none (they become address bits); 24C32/64 bring them back. Density upgrades can silently break a multi-device cascade.
  • The 256-byte address boundary: 24C02 through 24C16 differ in word-address width, and 24C32 and up change to a two-byte word address - firmware written around one convention misreads after the density step.
  • Open-drain discipline: SDA and SCL need pull-ups (about 10k is the bench default) - a freshly wired or repaired bus without them is the classic intermittent EEPROM that works on the scope and fails in the field.
  • The WP pin is a live design decision: tied low writes freely, tied high locks the array - and designs differ in whether WP floats to an internal state. The "will not save settings" repair starts with WP, then the bus, then the chip.
  • The family is a standard, not a brand: 1010 is the base address under every prefix - buy the density and package against the schematic, and keep the suffix conventions (speed grade, temperature) of the original where the design specified them.
Frequently Asked Technical Questions

Q: Are 24C02 and 24C16 interchangeable?

A: Same 8-pin footprint and bus; different addressing. On the 24C16 the A0-A2 pins are memory address bits rather than hardware address pins, so a single-chip use in the low address space is largely transparent (firmware permitting), while a cascade that separated devices by address pins stops being a cascade.

Q: Can I use a 24C32 instead of a 24C02?

A: The footprint fits, but the protocol changes: 24C32 and up use a two-byte word address, and the A0-A2 pins return to hardware addressing duty. Firmware that assumed the 24C02 sequence must be updated before the density upgrade is real.

Q: Why does my EEPROM stop saving settings after a replacement?

A: In order: the WP pin is not in the state the design expects, the SDA/SCL pull-ups are missing or too weak, or the fitted density changed the addressing convention. The memory itself is the last suspect - and the easiest to test by reading back a known cell.

Technical Details & Description

32 Kbit I2C EEPROM in a 5-pin SOT-23

The Microchip AT24C32D-STUM-T is a 32Kbit serial EEPROM organized as 4K x 8 bits, accessed through an I2C interface. The device supports a 1 MHz bus clock and offers a 550 ns access time, suitable for configuration storage, calibration data, and small logging buffers in industrial and consumer designs.

Rated from 1.7V to 5.5V, this part covers the common digital rails without a regulator or level shifter. The write cycle time of 5 ms per word or page sets the pacing for non-volatile updates in a control loop.

Housed in a thin SOT-23-5 (TSOT-23-5) package, the AT24C32D-STUM-T occupies minimal board area. The supplier device package is SOT-23-5.

Frequently asked questions

What is the equivalent part for AT24C32D-STUM-T?

The AT24CS64-MAHM-T is a 64Kbit I2C EEPROM in a similar SOT-23-5 package with the same 1 MHz clock and 1.7V supply minimum, offering double the density for designs that need more non-volatile storage.

Can AT24C32D-STUM-T replace AT24C32A?

The AT24C32D is a newer process variant of the AT24C32 family. Both are 32Kbit I2C EEPROMs, but the D-series operates down to 1.7V versus the A-series typical 2.5V minimum. Pin compatibility depends on the package; the STUM-T is in a 5-pin SOT-23, while older AT24C32A parts often came in 8-pin SOIC or DIP. Check the package footprint before substituting.

AT24C32D-STUM-T
Verified Allocation
Quote