Skip to main content
Microchip Technology ATF22V10C-15GM/883 — FPGA / CPLD & Programmable Logic

Microchip ATF22V10C-15GM/883 EE PLD, 15 ns, 24-CDIP

MPNATF22V10C-15GM/883
Active

Microchip ATF22V10C-15GM/883, EE PLD, 22V10 series, 15 ns propagation delay, 10 macrocells, 5V supply, 24-CDIP (0.300", 7.62mm) through-hole, hermetic ceramic package, MIL-STD-883 screened.

Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

ATF22V10C-15GM/883 specifications
ParameterValue
Series22V10
MountingThrough Hole
Programmable typeEE PLD
Voltage - input5V
Speed15 ns
PackageTube
Case24-CDIP (0.300\", 7.62mm)
Number of macrocells10

Product details

The ATF22V10C-15GM/883 is an electrically erasable programmable logic device (EE PLD) from Microchip, part of the industry-standard 22V10 architecture. The 15 ns propagation delay (tpd) sets the maximum combinatorial path delay from any input through the sum-of-products array to any output — at 5V supply and 25°C junction. In a 5V TTL backplane or memory-mapped I/O decode application, that 15 ns buys roughly 66 MHz registered operation, but the real constraint is the combinatorial delay through the AND/OR array: a 4-product-term sum takes the full 15 ns, so the system clock period must accommodate the worst-case path plus register setup time.

10 macrocells — logic capacity for glue and state machines

Ten macrocells, each configurable as registered or combinatorial output with programmable polarity. The 22V10 architecture provides 132 product terms total (12 per macrocell, plus 8 dedicated input terms). This is enough for address decoding in a 16-bit processor system, a simple 8-state sequencer, or bus-arbitration logic. The EE PLD technology means the configuration is stored in EEPROM cells — no UV erasure needed, and the part can be reprogrammed in-system if the socket allows it.

24-CDIP hermetic ceramic — the /883 screening

The /883 suffix and 24-CDIP package (0.300-inch body width, 7.62 mm) identify this as a MIL-STD-883 screened device. The through-hole mounting (0.100-inch pitch) suits socketed or soldered assembly on ceramic or FR4 boards with plated through-holes.

5V supply — legacy system fit

Single 5V supply rail, with 5V-tolerant inputs and outputs that drive TTL levels directly. In a mixed-voltage board (3.3V core, 5V peripheral), this PLD sits on the 5V rail and interfaces to the 3.3V domain through a level translator or open-drain buffer — the outputs are not 3.3V-compatible without external pull-ups or a voltage translator. The 5V supply also sets the input threshold at TTL levels (VIL max 0.8V, VIH min 2.0V), so it works with 3.3V logic if the 3.3V driver's VOH exceeds 2.0V.

Microchip lists the ATF22V10C-15GM/883 as Active (current production). The 22V10 architecture is a mature, widely second-sourced family — if Microchip ever issues an EOL, the form-fit-function replacement path is straightforward across multiple suppliers.

Frequently asked questions

What is the closest pin-compatible alternative to ATF22V10C-15GM/883?

The commercial/industrial-temperature version ATF22V10C-15 (without the /883 suffix) is pin-compatible but lacks the MIL-STD-883 screening and hermetic ceramic package. The 22V10 architecture is standard across multiple manufacturers (Lattice, Cypress, TI) — any 22V10-15 in a 24-pin CDIP or DIP package is a functional replacement, but only the /883 variant carries the military-grade qualification.

What does the 15 ns speed rating mean for my design?

The 15 ns propagation delay (tpd) is the maximum time from any input through the AND/OR array to any combinatorial output at 5V and 25°C. For registered operation, the maximum clock frequency is approximately 66 MHz, but the combinatorial delay through the logic array is the limiting factor for address decode or state machine paths — the system clock period must exceed tpd plus the register setup time of the downstream device.