The Cypress CY7C1041CV33-20ZC is a 4Mbit asynchronous SRAM organized as 256K words by 16 bits. It has a parallel interface with a 20 ns access time.
20 ns access time — bus timing margin
The 20 ns access time means the SRAM presents valid data 20 ns after the address is latched.
