10 ns access time — timing margin for the bus
The 10 ns access time and 10 ns write cycle time set the timing budget for address-to-data valid and write pulse width. The 32K x 16 organization provides a 16-bit wide data path.
It is ROHS3 compliant. Sourcing is through independent distribution; an RFQ confirms availability and pricing.
