Skip to main content
Log in
Infineon Technologies CY7C024-55AC — Memory (DRAM / SRAM / Flash / EEPROM)

CY7C024-55AC Infineon 64Kbit Dual-Port SRAM, 55 ns

MPNCY7C024-55AC
Obsolete

Infineon CY7C024-55AC, 64Kbit (4K x 16) dual-port asynchronous SRAM, 55 ns access time, parallel interface, 4.5V-5.5V supply, 0°C to 70°C, 100-TQFP (14x14), surface mount.

Infineon Technologies CY7C024-55AC datasheet (PDF)
Sourced new & surplus through independent channelsAuthenticity-screened · ESD-safe packingListing updated Jul 2026

Specifications

CY7C024-55AC specifications
ParameterValue
Memory typeVolatile
MountingSurface Mount
Voltage4.5V ~ 5.5V
Memory interfaceParallel
Operating temperature0°C ~ 70°C (TA)
PackageBag
TechnologySRAM - Dual Port, Asynchronous
Access time55 ns
Memory size64Kbit
Memory formatSRAM
Case100-LQFP
Memory organization4K x 16
Write cycle time - word, page55ns

Product details

55 ns dual-port SRAM for shared-memory arbitration

The Infineon CY7C024-55AC is a 64Kbit (organized as 4K x 16) dual-port asynchronous SRAM that gives two independent systems simultaneous read/write access to the same memory array without dead cycles.

Not intended for outdoor, under-hood, or unheated enclosures where the die would see temperature excursions outside that range.

Obsolete — independent distribution is the supply channel

Infineon lists the CY7C024-55AC as obsolete. No official successor is published for this exact order code. Sourcing runs through independent distribution — verified stock and pricing are confirmed against an RFQ at quote time.

Supplied in a 100-TQFP (14x14 mm) body, surface-mount. The 100-LQFP footprint is standard for this density class — layout engineers should match the land pattern to the supplier device package dimensions. The listed shipping medium is Bag, though actual reel or tray quantities vary by inventory lot.

Frequently asked questions

What is the replacement for CY7C024-55AC?

Infineon does not list a direct official successor for this exact order code. For a pin-compatible alternative within the same dual-port SRAM family, a buyer would need to evaluate other CY7C024 variants with matching package and supply voltage — but no single drop-in replacement is published. Sourcing the CY7C024-55AC itself through independent distribution is the practical path for existing BOM lines.

What is the access time of CY7C024-55AC?

The access time is 55 ns, which defines the read-cycle window and the minimum write-pulse width for the parallel interface. At 55 ns, this part is suited for bus speeds typical of mid-range 8-bit or 16-bit controllers sharing a memory mailbox.