Skip to main content
Infineon Technologies CY28405OC-3T — Clock & Timing ICs

Infineon CY28405OC-3T Clock Synthesizer, 200 MHz, 48-SSOP

MPNCY28405OC-3T
End of Life

Infineon Technologies CY28405OC-3T clock synthesizer, PLL Yes, 200 MHz max, 48-BSSOP (0.295", 7.50mm Width), surface mount, bulk.

$2.96Ref. price · indicative, final on quote
Packaging48-BSSOP (0.295", 7.50mm Width)
RoHSRoHS non-compliant
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

CY28405OC-3T specifications
ParameterValue
TypeClock Synthesizer
MountingSurface Mount
Supply voltage3.135V ~ 3.465V
Frequency - max200MHz
Operating temperature0°C ~ 70°C (TA)
PLLYes
InputLVTTL, Crystal
OutputClock
PackageBulk
Case48-BSSOP (0.295\", 7.50mm Width)
Divider (Multiplier)Yes/No
Number of circuits2
Ratio - Input:Output1:6
Differential - Input:OutputNo/Yes

Product details

Clock synthesizer with differential outputs

The CY28405OC-3T from Infineon Technologies is a clock synthesizer IC with an integrated PLL, accepting LVTTL or crystal inputs and generating clock outputs up to 200 MHz. The 1:6 input-to-output ratio means a single reference fans out to six clock lines, with differential outputs available on the output side — useful for driving multiple devices in a clock tree where signal integrity over a backplane or long trace matters.

Supply, temperature, and package

Operates from a 3.135 V to 3.465 V supply rail, within the standard 3.3 V ±5 % range common in networking and telecom equipment. The commercial temperature grade (0 °C to 70 °C) suits indoor, temperature-controlled environments — not extended industrial or automotive duty. Housed in a 48-lead BSSOP (SSOP) with 0.295-inch body width and 7.50 mm width, surface-mount, supplied in bulk (tube or tray, not tape-and-reel).

Frequently asked questions

What is the closest pin-compatible alternative to CY28405OC-3T?

The part is a unique clock synthesizer in the 48-SSOP footprint; a functional replacement would require evaluating the PLL architecture, output format, and supply range against the application.