Skip to main content
Infineon Technologies CY26121ZXI-21 — Clock & Timing ICs

CY26121ZXI-21 Clock Generator, 33.33MHz, 16-TSSOP

MPNCY26121ZXI-21
End of Life

Cypress PacketClock™ CY26121ZXI-21 PLL clock generator, 33.33MHz max frequency, crystal input, 1:5 fanout, 3.135V–3.465V supply, -40°C to 85°C, 16-TSSOP surface mount.

$1.48Ref. price · indicative, final on quote
Packaging16-TSSOP (0.173", 4.40mm Width)
StockContact for availability
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

CY26121ZXI-21 Technical Specifications
ParameterValue
TypeClock Generator
SeriesPacketClock™
Mounting typeSurface Mount
Voltage3.135V ~ 3.465V
Frequency33.33MHz
Operating temperature-40°C ~ 85°C (TA)
PLLYes
InputCrystal
OutputClock, Crystal
PackageBulk
Case16-TSSOP (0.173\", 4.40mm Width)
Divider (Multiplier)Yes/No
Number of circuits1
Ratio - Input:Output1:5
Differential - Input:OutputNo/No

Product details

Package and footprint for layout

Housed in a 16-TSSOP package (4.40 mm wide), this part is a surface-mount fit for dense PCB layouts.

Lifecycle and sourcing reality

The CY26121ZXI-21 carries an active lifecycle status with ROHS3 compliance.

Frequently asked questions

What is the equivalent to CY26121ZXI-21?

A functional peer is the CY2305SXI-1HT, which is a fanout buffer / zero-delay buffer also in a 1:5 ratio and -40°C to 85°C range, but it operates from a 3.0 V supply and does not include a divider/multiplier. Verify your input voltage and PLL configuration before substituting.

Can I use a 25 MHz crystal with CY26121ZXI-21?

The part accepts a crystal input, and the internal PLL can multiply to reach the 33.33 MHz maximum output. A 25 MHz crystal is within the typical operating range, but confirm the PLL multiplication ratio and output frequency do not exceed the 33.33 MHz limit.