Skip to main content
Infineon Technologies CY15B004J-SXA — Analog & Data Acquisition

Cypress CY15B004J-SXA Automotive F-RAM

MPNCY15B004J-SXA
End of Life

Cypress Automotive, AEC-Q100, F-RAM™ series CY15B004J-SXA, 4Kbit non-volatile FRAM, I²C interface, 1 MHz clock, 2.7V–3.65V supply, -40°C to 85°C, 8-SOIC package.

$1.99Ref. price · indicative, final on quote
Packaging8-SOIC (0.154", 3.90mm Width)
StockContact for availability
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

CY15B004J-SXA Technical Specifications
ParameterValue
SeriesAutomotive, AEC-Q100, F-RAM™
Memory typeNon-Volatile
Mounting typeSurface Mount
Voltage2.7V ~ 3.65V
Frequency1 MHz
Memory interfaceI²C
Operating temperature-40°C ~ 85°C (TA)
PackageTube
TechnologyFRAM (Ferroelectric RAM)
Memory size4Kbit
Memory formatFRAM
Case8-SOIC (0.154\", 3.90mm Width)
Memory organization512 x 8

Product details

Automotive-grade non-volatile memory for parameter storage

The CY15B004J-SXA: 4Kbit non-volatile F-RAM from the Automotive, AEC-Q100 series, organized as 512 x 8 bits, accessed via I²C at 1 MHz.

AEC-Q100 qualification — what it means for your PPAP

Designated Automotive, AEC-Q100 series, qualified to AEC-Q100 stress tests for automotive-grade ICs.

Active production — no LTB risk

ROHS3 compliant. New designs can proceed without near-term obsolescence concerns, though standard PCN monitoring is recommended for any process or packaging changes.

512 x 8 organization and I²C interface notes

The 512-byte memory array is organized as 512 words of 8 bits each — a straightforward byte-addressable structure for storing calibration constants, VIN codes, or configuration parameters. The I²C interface runs at 1 MHz (standard-mode), which is fast enough for occasional writes but not for streaming data. Note that the I²C bus requires external pull-up resistors; the device address is set by the hardware pin strapping (not detailed here, but standard for 4Kbit I²C F-RAMs).

Frequently asked questions

What is the memory organization of CY15B004J-SXA?

512 x 8 bits (512 bytes), organized as 512 words of 8 bits each.