Skip to main content
Infineon Technologies 1ED3123MC12HXUMA1 — Power Management (PMIC / Gate Driver)

Infineon 1ED3123MC12HXUMA1 EiceDriver

MPN1ED3123MC12HXUMA1
End of Life

Infineon EiceDriver™ series, 1ED3123MC12HXUMA1, single-channel isolated gate driver, magnetic coupling, 8000Vpk isolation, 14 A peak output, 10V–35V supply, -40°C to 125°C, 8-SOIC package.

$3.39Ref. price · indicative, final on quote
Packaging8-SOIC (0.154", 3.90mm Width)
RoHSROHS3 Compliant
SeriesEiceDriver™
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

1ED3123MC12HXUMA1 specifications
ParameterValue
SeriesEiceDriver™
MountingSurface Mount
Voltage - isolation8000Vpk
Voltage - output supply10V ~ 35V
Current - peak output13.5A, 14A
Current - output high, low13.5A, 14A
Operating temperature-40°C ~ 125°C
Approval agencyUL, VDE
PackageTape & Reel (TR); Cut Tape (CT)
TechnologyMagnetic Coupling
Case8-SOIC (0.154\", 3.90mm Width)
Channels1
Rise (Fall time)30ns, 30ns (Max)
Propagation delay tpLH (tpHL)280ns, 280ns
Common mode transient immunity200kV/µs

Product details

The Infineon 1ED3123MC12HXUMA1 is a single-channel isolated gate driver from the EiceDriver™ family, built with magnetic coupling to deliver 8000Vpk of reinforced isolation across the barrier.

Isolation and dV/dt — the specs that keep the bridge alive

The 8000Vpk isolation voltage qualifies for reinforced insulation per UL and VDE standards.

Gate drive muscle and timing

Peak output current is 14 A sourcing and 13.5 A sinking. The 30 ns rise/fall time keeps switching losses under control.

Frequently asked questions

Is 1ED3123MC12HXUMA1 available via RFQ confirmation?

Stock levels vary by distributor. Submit an RFQ for current availability and pricing from our supply network.

What is the pinout of 1ED3123MC12HXUMA1?

The 1ED3123MC12HXUMA1 is in an 8-SOIC package (PG-DSO-8). The pinout is standard for Infineon single-channel isolated gate drivers in this footprint; refer to the datasheet for the exact pin assignments.