Renesas Electronics 72V02L15JG — DC-DC Power Modules
Technical Documents PDF / CAD
RoHS Compliant · Lead-Free EIA-481 Standard
Renesas Electronics / DC-DC Power Modules

72V02L15JG FIFO, 1Kx9 Async, 15ns, 32-PLCC

MPN 72V02L15JG
End of Life Spot Stock · 24-48h Dispatch 100% Original Sealed

IDT 72V02L15JG, Series 72V asynchronous FIFO, 9K (1K x 9) memory, 15 ns access time, 40 MHz data rate, 3 V to 3.6 V supply, 32-PLCC J-Lead, 0°C to 70°C.

In Stock: 448 pcs
MOQ: 1 pcs
Logistics: DHL / FedEx DAP (Global Express · 3-7d) Russia & CIS DDP (Door-to-Door Cleared)
Dispatch: Shenzhen / HK
Unit Price (USD)
$15.75 / pc
Direct Purchase Ready
Volume Pricing Breaks Confirmed upon quotation
1+ pcs
$15.75
10+ pcs
$14.18
30+ pcs
$12.92
100+ pcs
$11.66
Working on a production BOM or have a target unit price? Submit Target Price
Buy Now

$15.75 / ea

448 in stock — maximum per order · 3–4 days lead time

$14.18 / ea from 10 pcs

Upload Full BOM List
[SPEC] Essential Parameters Snapshot Full Specifications (16)
Package / Case 32-LCC (J-Lead)
Supply Voltage 3 V ~ 3.6 V
Memory / RAM 9K (1K x 9)

Full Technical Specifications

16 Parameters
72V02L15JG specifications
Parameter / AttributeSpecification / Value
Series72V
MountingSurface Mount
Expansion typeDepth, Width
Supply voltage3 V ~ 3.6 V
Current - supply60mA
Operating temperature0°C ~ 70°C
PackageTube
FunctionAsynchronous
Data rate40MHz
Access time15ns
Memory size9K (1K x 9)
FWFT supportNo
Case32-LCC (J-Lead)
Bus directionalUni-Directional
Retransmit capabilityYes
Programmable flags supportNo
Series Sibling Variants

Renesas Electronics 72V Series Models

Sibling variants, package options, and speed/density grades in this Renesas Electronics semiconductor series. Active Shenzhen warehouse allocation and rapid 24-48h dispatch.

Technical Details & Description

The 72V02L15JG from the IDT 72V series is a 1K x 9 asynchronous FIFO. Its 15 ns access time pairs with a 40 MHz data rate on 3 V to 3.6 V logic interfaces.

Retransmit and expansion — flexible buffer control

Retransmit capability allows resetting the read pointer to the beginning of the stored data without a full FIFO reset — useful in packet retry or error-recovery sequences. Expansion support in depth and width means multiple 72V02L15JG devices can cascade for larger buffers (deeper queues or wider words) using external logic. Note that FWFT (First-Word Fall-Through) and programmable flags are not supported on this asynchronous variant; flag timing is based on empty/full status outputs.

ROHS3 compliant per the lifecycle record.

Frequently asked questions

What is the access time of 72V02L15JG?

The 72V02L15JG has a 15 ns access time, meaning data appears on the output bus within 15 ns of the read enable signal. This timing is compatible with the 40 MHz data rate without inserting wait states on most 3.3 V logic interfaces.

Is 72V02L15JG RoHS compliant?

Yes, the 72V02L15JG is ROHS3 compliant per the lifecycle record.

72V02L15JG
Verified Allocation
Quote