Skip to main content
Analog Devices MAX793TESE+T — Power Management (PMIC / Gate Driver)

MAX793TESE+T Battery Backup Circuit, 3.075V Threshold

MPNMAX793TESE+T
End of Life

Analog Devices MAX793TESE+T Battery Backup Circuit, supervisor IC, 1-channel voltage monitor, 3.075V threshold, 140ms reset timeout, active high/active low reset, open drain/push-pull output, 16-SOIC-3.90mm, -40°C to 85°C.

$12.77Ref. price · indicative, final on quote
Packaging16-SOIC (0.154", 3.90mm Width)
RoHSROHS3 Compliant
Sourced new & surplus through independent channelsAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

MAX793TESE+T specifications
ParameterValue
TypeBattery Backup Circuit
MountingSurface Mount
Voltage - threshold3.075V
Number of voltages monitored1
Operating temperature-40°C ~ 85°C (TA)
ResetActive High/Active Low
OutputOpen Drain, Push-Pull
PackageTape & Reel (TR); Cut Tape (CT)
Reset timeout140ms Minimum
Case16-SOIC (0.154\", 3.90mm Width)

Product details

3.075V threshold supervisor with battery backup

The MAX793TESE+T: The reset output is configurable for either active-high or active-low logic, and the driver stage can be selected as open-drain or push-pull — so the same part adapts to both processor reset inputs and system-level power-good flags. A 140 ms minimum reset timeout holds the output asserted after the supply recovers, giving the rail and the downstream IC time to stabilise before the processor starts executing code.

16-SOIC package and board-fit

The supplier device package is 16-SOIC; the tape-and-reel or cut-tape option matches the pick-and-place feeder requirements for production runs or prototype builds.

Frequently asked questions

Where can I buy MAX793TESE+T available via RFQ confirmation?

The MAX793TESE+T is available to order through independent distribution channels.

What is the reset timeout of MAX793TESE+T?

The reset timeout is a minimum of 140 ms. After the monitored voltage rises above the 3.075V threshold, the reset output stays asserted for at least 140 ms before de-asserting, giving the system time to stabilise.