Skip to main content
Texas Instruments LMK03000CISQ/NOPB — Clock & Timing ICs

TI LMK03000CISQ/NOPB Clock Conditioner, 1.296 GHz

MPNLMK03000CISQ/NOPB
Active

Texas Instruments Clock Conditioner, LMK03000CISQ/NOPB, 1:8 fanout, 1.296 GHz max, LVCMOS/LVDS/LVPECL input, LVDS/LVPECL output, 48-WQFN exposed pad, -40 to 85°C.

$22.4600Ref. price · indicative, final on quote
Packaging48-WFQFN Exposed Pad
RoHSROHS3 Compliant
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

LMK03000CISQ/NOPB specifications
ParameterValue
TypeClock Conditioner
MountingSurface Mount
Voltage3.15V ~ 3.45V
Frequency1.296GHz
Operating temperature-40°C~85°C
PLLNo
InputLVCMOS, LVDS, LVPECL
OutputLVDS, LVPECL
PackageTape & Reel (TR); Cut Tape (CT)
Case48-WFQFN Exposed Pad
Divider (Multiplier)Yes/No
Number of circuits1
Ratio - Input:Output1:8
Differential - Input:OutputYes/Yes

Product details

What a clock conditioner does in a high-speed signal chain

The LMK03000CISQ/NOPB is a clock conditioner — not a PLL-based synthesizer — designed to clean up jitter on an incoming reference clock and fan it out to eight LVDS or LVPECL loads. With no PLL on chip, it relies on internal filtering and buffer stages to reduce phase noise on the input clock before distribution. The 1:8 fanout ratio means a single clean reference can drive eight high-speed converter clocks, FPGA reference inputs, or SerDes lanes without an external fanout buffer. The differential outputs (LVDS, LVPECL) keep noise coupling low on the PCB trace run to each load.

Frequency ceiling and integration band

Rated to 1.296 GHz maximum, the part covers the full range of common ADC/DAC sample clocks, FPGA transceiver reference clocks (up to 12.5 Gbps line rates with appropriate PLL), and backplane SerDes reference frequencies. The actual jitter performance in your integration band — typically 12 kHz to 20 MHz for base-station or 10 kHz to 1 MHz for high-speed ADC — depends on the input clock quality and the supply noise profile, not just the max frequency number. Input accepts LVCMOS, LVDS, or LVPECL levels, so it can be driven by a crystal oscillator, another PLL output, or a clock synthesizer without level translation. The supply range is 3.15 V to 3.45 V — a tight tolerance that demands a clean 3.3 V rail with less than 30 mV ripple; a dedicated LDO feeding this rail is standard practice in high-performance clock trees.

Package, layout, and thermal interface

Housed in a 48-WFQFN with exposed pad, the LMK03000CISQ/NOPB requires a thermal land on the PCB with multiple vias to the ground plane — the pad is both the primary heat path and the low-inductance ground return for the high-speed outputs.

Lifecycle and sourcing posture

The base product number is LMK03000, and the part is available in tape-and-reel or cut-tape packaging. No pin-compatible second source or official successor is cited — the part is a single-source item for the BOM position. Sourced through independent distribution channels against an RFQ.

Frequently asked questions

What is the maximum output frequency of LMK03000CISQ/NOPB?

The device operates up to 1.296 GHz on the differential outputs. The actual usable frequency in a design depends on the input clock quality and the PCB trace length to the load.

Does LMK03000CISQ/NOPB have a PLL?

No — the part is a clock conditioner without an internal PLL. It cleans jitter on an incoming reference and distributes it, but does not multiply the frequency. For frequency synthesis, a different device in the LMK family would be needed.