Skip to main content
Texas Instruments LMK01000ISQE/NOPB — Clock & Timing ICs

LMK01000ISQE/NOPB Clock Fanout Buffer, 1.6 GHz, LVDS/LVPECL

MPNLMK01000ISQE/NOPB
Active

Texas Instruments LMK01000ISQE/NOPB, Fanout Buffer (Distribution), Divider, 2:8 input:output, 1.6 GHz max, LVDS/LVPECL outputs, 3.15V~3.45V supply, -40°C~85°C, 48-WQFN (7x7).

$20.2700Ref. price · indicative, final on quote
Packaging48-WFQFN Exposed Pad
RoHSROHS3 Compliant
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

LMK01000ISQE/NOPB specifications
ParameterValue
TypeFanout Buffer (Distribution), Divider
MountingSurface Mount
Voltage3.15V ~ 3.45V
Frequency1.6 GHz
Operating temperature-40°C~85°C
InputClock
OutputLVDS, LVPECL
PackageTape & Reel (TR); Cut Tape (CT)
Case48-WFQFN Exposed Pad
Number of circuits1
Ratio - Input:Output2:8
Differential - Input:OutputYes/Yes

Product details

The Texas Instruments LMK01000ISQE/NOPB is a 2:8 fanout buffer and divider for high-speed clock distribution, accepting a differential clock input and delivering eight LVDS or LVPECL outputs at up to 1.6 GHz. It operates from a 3.15 V to 3.45 V supply over the industrial temperature range of -40°C to 85°C, making it a fit for telecom infrastructure, base station, and test equipment clock trees where signal integrity and deterministic skew matter. The 2:8 ratio means a single differential clock source can feed eight downstream PLLs, converters, or FPGAs without additional buffering.

The supply range is tighter than a typical 3.3 V ±10% rail — 3.15 V to 3.45 V. That 300 mV window reflects the internal PLL and output driver sensitivity to supply noise. On the board, place a 0.1 µF ceramic within 2 mm of each supply pin and a 10 µF bulk cap near the exposed pad. The 48-WQFN (7x7 mm) exposed pad must be soldered to a ground plane with at least nine thermal vias to keep the junction below 85°C under continuous 1.6 GHz operation.

Differential I/O — why it matters for jitter budget

Both the clock input and all eight outputs are differential (Yes/Yes per the datasheet). That means the part rejects common-mode noise from the supply and ground bounce, which is critical when distributing a low-jitter reference to ADCs or high-speed serial transceivers. If your system uses single-ended clocks, you will need an external balun or a single-ended-to-differential converter ahead of the input.

The base product number LMK01000 covers multiple output options and temperature grades, so if a future design needs a different output standard or package, the family is broad enough to accommodate without a PCB spin.

Frequently asked questions

What is the maximum frequency for LMK01000ISQE/NOPB?

The maximum clock frequency is 1.6 GHz. This is the rated upper limit for the differential input and LVDS/LVPECL outputs. For reliable operation, keep the input slew rate above the datasheet minimum and use controlled-impedance traces (50 Ω single-ended, 100 Ω differential) on the output lines.

Can LMK01000ISQE/NOPB be used with 3.3V logic?

The supply range is 3.15 V to 3.45 V, which covers a standard 3.3 V rail. The input is differential (clock), so it expects a differential signal — not a single-ended 3.3 V logic level. If you need to interface with 3.3 V single-ended logic, use a clock driver or balun to convert to a differential signal before feeding this part.

What is the equivalent of LMK01000ISQE/NOPB?

A functional peer is the CDCLVP1204RGTR, also a fanout buffer with LVPECL outputs, but it offers a 2:4 ratio (fewer outputs) and a wider supply range (2.375 V). The LMK01000 provides eight outputs versus four, and its LVDS option may be preferred for lower power or longer trace runs. They are not pin-compatible; the LMK01000 is in a 48-WQFN, the CDCLVP1204 in a 16-QFN.