The in-system programmable flash allows in-circuit logic rework during development or field updates.
The 5.4 ns propagation delay is the time from a registered input pin to a combinatorial output. In a typical address-decode path, that buys enough margin to run a bus without adding wait states.
