Skip to main content
Intel EPM570GT144C3 — FPGA / CPLD & Programmable Logic

Intel EPM570GT144C3 MAX II CPLD, 440 macrocells, 5.4 ns

MPNEPM570GT144C3
Active

Intel MAX® II CPLD, EPM570GT144C3, 440 macrocells, 570 logic elements, 116 I/O, 5.4 ns tpd, 1.71V-1.89V core, 144-TQFP, Tray.

$300.0000Ref. price · indicative, final on quote
Sourced new & surplus through independent channelsAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

EPM570GT144C3 specifications
ParameterValue
SeriesMAX® II
MountingSurface Mount
Programmable typeIn System Programmable
Voltage supply - internal1.71V ~ 1.89V
Operating temperature0°C~85°C(TJ)
PackageTray
Number of i (O)116
Case144-LQFP
Number of macrocells440
Delay time tpd(1) max5.4 ns
Number of logic elements (Blocks)570

Product details

440-macrocell instant-on CPLD for glue-logic consolidation

The Intel EPM570GT144C3 is a MAX II family CPLD packing 440 macrocells and 570 logic elements in a 144-TQFP package. It is in-system programmable and instant-on — no external configuration memory needed, so it powers up and drives its I/O within microseconds. With 116 user I/O and a propagation delay of 5.4 ns max (tpd1), it handles address decoding, bus bridging, and state-machine tasks that would otherwise consume dozens of 74-series logic packages or a small FPGA with a serial config PROM.

Core supply and temperature grade for industrial logic

The internal supply rail runs from 1.71 V to 1.89 V — a 1.8 V nominal core that keeps dynamic power low. The 144-TQFP (20x20 mm) footprint is a common fine-pitch quad flat pack; the 0.5 mm pitch demands a controlled impedance stack-up if any I/O toggle above 100 MHz, but for typical CPLD glue-logic speeds a two-layer board with proper decoupling is sufficient.

Active production — no last-time-buy pressure

Intel lists the EPM570GT144C3 as active. For a BOM that already carries this order code, the supply chain risk is low — no imminent obsolescence to hedge against. The part ships in tray packaging, which is standard for volume assembly. No reel or tape option is listed, so pick-and-place lines should expect JEDEC trays.

Frequently asked questions

Is EPM570GT144C3 obsolete?

No. Intel lists the product status as active.

What is the programming interface for MAX II CPLD?

The EPM570GT144C3 is in-system programmable via the JTAG interface (IEEE 1149.1). Intel's Quartus Prime software handles the design flow and programming file generation; a standard USB-Blaster or equivalent JTAG cable connects to the 10-pin header on the target board.

What is the difference between EPM570 and EPM570GT?

The EPM570GT variant specifies the 1.8 V core supply (1.71 V–1.89 V) and the 144-TQFP package. The base EPM570 order code may appear in other packages or voltage grades — always match the full suffix to your BOM. The macrocell count (440) and logic element count (570) are identical across the EPM570 family.