Skip to main content
Log in
Intel 10CL040YU484C6G — FPGA / CPLD & Programmable Logic

Intel 10CL040YU484C6G Cyclone 10 LP FPGA, 39,600 LEs, 325 I/O

MPN10CL040YU484C6G
Active

Intel Cyclone® 10 LP FPGA, 39600 logic elements, 325 I/O, 1161216 total RAM bits, 2475 LABs/CLBs, 1.2V supply, 0°C to 85°C, 484-UBGA (19x19).

$61.5300Ref. price · indicative, final on quote
Intel 10CL040YU484C6G datasheet (PDF)
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

10CL040YU484C6G specifications
ParameterValue
SeriesCyclone® 10 LP
MountingSurface Mount
Supply voltage1.2V
Operating temperature0°C ~ 85°C (TJ)
PackageTray
Number of i (O)325
Case484-FBGA
Total RAM bits1161216
Number of LABs (CLBs)2475
Number of logic elements (Cells)39600

Product details

I/O and package — routing constraints

The 10CL040YU484C6G: 325 I/Os in a 484-ball BGA means the pinout is dense. The 19x19 mm UBGA body (484-UBGA) demands a multi-layer PCB. Surface-mount only.

Temperature grade and operating range

Rated 0°C to 85°C (TJ) — commercial grade. That covers indoor telecom racks, factory-floor cabinets with HVAC, and office equipment. Not for outdoor base stations, under-hood automotive, or unventilated enclosures where junction temperature could exceed 85°C. The I7 variant (10CL040YU484I7G) extends the range to -40°C to 100°C if the thermal budget demands it.

Frequently asked questions

What is the operating temperature range for 10CL040YU484C6G?

The operating junction temperature range is 0°C to 85°C, commercial grade. For extended temperature applications, consider the 10CL040YU484I7G which is rated -40°C to 100°C.

What are the alternatives to 10CL040YU484C6G?

The 10CL040YU484C8G is a slower speed-grade sibling with identical logic density, I/O, and package — a direct pin-compatible drop-in. The 10M40DCF484C8G from the MAX 10 family offers similar LE count (40,000) and more block RAM (1,290,240 bits) but runs on a 1.15V core and has 360 I/O in a 484-ball package; verify pin compatibility before substitution.