Skip to main content
Log in
Texas Instruments TPS3823-30DBVTG4 — Power Management (PMIC / Gate Driver)

Texas Instruments TPS3823-30DBVTG4 Simple Reset IC

MPNTPS3823-30DBVTG4
End of Life

Texas Instruments TPS3823-30DBVTG4 Simple Reset/Power-On Reset IC, Active Low, Push-Pull Output, 2.63V Threshold, 120ms Reset Timeout, SOT-23-5, -40°C to 85°C.

Texas Instruments TPS3823-30DBVTG4 datasheet (PDF)
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Jul 2026

Specifications

TPS3823-30DBVTG4 specifications
ParameterValue
TypeSimple Reset/Power-On Reset
MountingSurface Mount
Voltage - threshold2.63V
Number of voltages monitored1
Operating temperature-40°C~85°C(TA)
ResetActive Low
OutputPush-Pull, Totem Pole
PackageTape & Reel (TR)
Reset timeout120ms Minimum
CaseSC-74A, SOT-753

Product details

2.63V threshold supervisor for 3.3V and 2.5V rails

This threshold is chosen for 3.3V systems where the supervisor must trip before the supply falls below the minimum operating voltage of downstream logic, typically around 2.7V to 3.0V. It also works as a monitor for 2.5V rails where the 2.63V threshold provides early warning of an impending brownout. The active-low push-pull output drives directly to CMOS reset inputs without an external pull-up resistor, saving one component per rail.

Industrial temperature range and SOT-23-5 footprint

No special thermal management is needed — the part draws microamps of quiescent current and dissipates negligible power.

Frequently asked questions

Is TPS3823-30DBVTG4 compatible with 3.3V systems?

Yes, the 2.63V threshold is selected for 3.3V supply monitoring. The reset asserts when the rail drops below 2.63V, which is above the typical minimum operating voltage of 3.3V logic (around 2.7V to 3.0V). The push-pull output drives directly to 3.3V CMOS inputs without a pull-up resistor.

What is the reset timeout of TPS3823-30DBVTG4?

The reset timeout is 120ms minimum. After the supply voltage rises above the threshold, the reset output remains asserted for at least 120ms to allow the power supply and oscillator to stabilize before the processor starts executing code.