Skip to main content
TPS3306-25QDRG4Q1

TPS3306-25QDRG4Q1 Multi-Voltage Supervisor, AEC-Q100, Active

MPNTPS3306-25QDRG4Q1
Active

Texas Instruments TPS3306-25QDRG4Q1 multi-voltage supervisor, monitors two voltages at 2.25V and 2.93V thresholds, active-low open-drain reset, 70ms minimum reset timeout, AEC-Q100 qualified, -40°C to 125°C, 8-SOIC package.

$2.0085Ref. price · indicative, final on quote
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Jul 2026

Specifications

TPS3306-25QDRG4Q1 specifications
ParameterValue
TypeMulti-Voltage Supervisor
SeriesAutomotive, AEC-Q100
MountingSurface Mount
Voltage - threshold2.25V, 2.93V
Number of voltages monitored2
Operating temperature-40°C~125°C(TA)
ResetActive Low
OutputOpen Drain or Open Collector
PackageTape & Reel (TR)
Reset timeout70ms Minimum
Case8-SOIC (0.154\", 3.90mm Width)

Product details

Two-voltage supervisor for automotive and industrial rails

The Texas Instruments TPS3306-25QDRG4Q1 is a multi-voltage supervisor that monitors two independent supply rails with thresholds of 2.25V and 2.93V. It asserts an active-low, open-drain reset when either voltage falls below its threshold, and holds reset for a minimum of 70ms after both rails recover.

The 2.25V threshold is sized for a 2.5V or 3.3V rail with margin; the 2.93V threshold suits a 3.3V rail with tighter supervision. The 70ms minimum reset timeout ensures the downstream processor or FPGA completes a full power-on reset cycle before the supervisor releases the reset line, preventing spurious boot-up on a rail that has not fully settled. An open-drain output allows the reset signal to be wire-ORed with other supervisors or a manual reset button, and the pull-up resistor can be tied to a different voltage than the monitored rails. This flexibility is useful in mixed-voltage systems where the reset signal must be valid before the processor supply has ramped.

Frequently asked questions

What is the reset timeout of TPS3306-25QDRG4Q1?

The reset timeout is a minimum of 70ms. After all monitored voltages rise above their thresholds, the reset output remains asserted for at least 70ms before releasing.