Reset timing and output drive
The reset output is configurable as active-high or active-low, with a push-pull, totem-pole stage that can drive the reset line of an MCU, FPGA, or DSP without an external pull-up resistor. The minimum reset timeout is 140 ms, long enough to cover the power-up settling of most downstream devices.
