65 ms reset timeout — stable boot sequencing
With an open-drain output, the reset signal can be wire-ORed with other supervisors or pulled up to a different voltage than the monitored rail — useful in multi-voltage systems where the I/O voltage differs from the core supply.
