90 MHz C28x core — real-time control loop headroom
The 34K x 16 RAM is split across multiple SARAM blocks, which lets the linker place time-critical variables and lookup tables without contention from DMA transfers. The 16-channel 12-bit ADC sequences conversions in the background while the C28x executes the control law.
