Skip to main content
Texas Instruments LMK04208NKDR — Clock & Timing ICs

LMK04208NKDR PLLatinum™ Clock Jitter Cleaner, 1.536 GHz

MPNLMK04208NKDR
Active

Texas Instruments PLLatinum™ LMK04208NKDR, clock jitter cleaner / frequency synthesizer, 1 PLL, 2:7 input:output ratio, 1.536 GHz max frequency, LVCMOS/LVDS/LVPECL I/O, 64-WQFN (9x9) exposed pad, -45°C to 85°C.

$8.5665Ref. price · indicative, final on quote
Sourced new & surplus through independent channelsAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

LMK04208NKDR specifications
ParameterValue
SeriesPLLatinum™
MountingSurface Mount
Voltage3.15V ~ 3.45V
Frequency1.536GHz
Operating temperature-45°C~85°C
PLLYes
InputLVCMOS, LVDS, LVPECL
OutputLVCMOS, LVDS, LVPECL
PackageTape & Reel (TR); Cut Tape (CT)
Case64-WFQFN Exposed Pad
Divider (Multiplier)Yes/No
Number of circuits1
Ratio - Input:Output2:7
Differential - Input:OutputYes/Yes

Product details

1.536 GHz PLL with multi-protocol I/O

The Texas Instruments LMK04208NKDR is a PLLatinum™ clock jitter cleaner and frequency synthesizer that generates low-jitter clocks up to 1.536 GHz from a reference input. Its single PLL with integrated VCO targets high-speed data converter clocking, FPGA reference clocks, and RF LO generation where phase noise floor matters.

Signal format flexibility

Both inputs and outputs support LVCMOS, LVDS, and LVPECL levels, so the part interfaces directly with most ADC/DAC clock inputs, FPGA clock-capable pins, and RF synthesizer reference ports without external level translation. The 2:7 input-to-output ratio provides seven synthesised outputs from one of two selectable reference inputs.

Supply and thermal design-in

The operating temperature range is -45°C to 85°C.

Frequently asked questions

What is the maximum output frequency of LMK04208NKDR?

The maximum frequency is 1.536 GHz, making it suitable for clocking high-speed ADCs (e.g., 1 GSPS-class) and generating RF LO signals in the L-band.

Does LMK04208NKDR require external loop filter components?

Yes, like most PLL-based clock conditioners, the LMK04208NKDR requires an external loop filter — typically a passive RC network connected to the charge pump output. The loop filter component values are selected based on the target loop bandwidth and phase margin, and are calculated using TI's Clock Design Tool or the datasheet guidelines.