Skip to main content
Log in
Texas Instruments CDCE431YS — Clock & Timing ICs

CDCE431YS TI Clock Generator, 1.2 GHz, LVDS/LVPECL, Die

MPNCDCE431YS
Active

Texas Instruments CDCE431YS Clock Generator, PLL Yes, 1.2 GHz max, LVDS/LVPECL outputs, LVCMOS/Crystal input, Die, Wafersale.

$12.0798Ref. price · indicative, final on quote
Texas Instruments CDCE431YS datasheet (PDF)
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

CDCE431YS specifications
ParameterValue
TypeClock Generator
MountingSurface Mount
Supply voltage3V ~ 3.6V
Frequency - max1.2GHz
Operating temperature-40°C~85°C
PLLYes
InputLVCMOS, Crystal
OutputLVDS, LVPECL
PackageBulk
CaseDie
Divider (Multiplier)Yes/No
Number of circuits1
Ratio - Input:Output1:1
Differential - Input:OutputNo/Yes

Product details

1.2 GHz differential clock source in bare-die form

The CDCE431YS is a single-PLL clock generator from Texas Instruments that accepts an LVCMOS or crystal reference and delivers a differential LVDS or LVPECL output at up to 1.2 GHz. This is a bare-die device supplied in wafer-sale form (die-level procurement), not a packaged IC. The die sits directly on the substrate in a chip-on-board or multi-chip module assembly — the board-level interconnect is wire-bond or flip-chip, not a soldered QFN or BGA footprint.

What the 1.2 GHz ceiling and differential outputs mean for your clock tree

The 1.2 GHz maximum output frequency covers the reference clock rates for 10 GbE SERDES, PCIe Gen 3/4, and 12 Gbps backplane transceivers. The LVDS or LVPECL output swing is the standard interface for FPGA high-speed transceiver banks and ASIC reference clock inputs — no external level translation between the clock source and the load. The integrated PLL synthesizes the output frequency from the input reference without an external VCXO or SAW filter. The divider/multiplier block (Yes/No) means the feedback divider is programmable, but there is no separate output multiplier stage — the output frequency is a multiple of the reference set by the PLL feedback divider alone.

Die-level procurement — what changes in assembly and test

The CDCE431YS ships as a bare die on a wafer (Wafersale package). There is no lead frame, no molded body, and no standard footprint — the die attach pad, bond-pad layout, and wire-bond diagram must come from the TI die datasheet, not from a package outline drawing. The assembly house needs the die map and bond-pad coordinates to design the substrate bond fingers. The die itself sees the same thermal environment as the substrate — the junction temperature is set by the die-attach thermal conductivity and the substrate copper spread, not by a package RθJA.

Active lifecycle — no end-of-life watch needed

The base product number CDCE431 is the family anchor for application notes, IBIS models, and die-level documentation.

Frequently asked questions

What is the closest pin-compatible alternative to CDCE431YS in this Clock & Timing ICs family?

The base product number CDCE431 is the sole active variant in this die-level form factor.

What is CDCE431YS's listed PLL (Yes) on this Clock & Timing ICs line?

The CDCE431YS integrates a phase-locked loop (PLL) for frequency synthesis and jitter cleaning. The PLL accepts an LVCMOS or crystal reference and generates a differential LVDS or LVPECL output up to 1.2 GHz.

What is CDCE431YS's listed type (Clock Generator) on this Clock & Timing ICs line?

The CDCE431YS is classified as a Clock Generator — it synthesizes a new output frequency from an input reference using the integrated PLL, rather than simply buffering or dividing an existing clock.

What compliance documentation does Texas Instruments provide for CDCE431YS (RoHS, REACH, UL, IEC)?

Texas Instruments provides RoHS and REACH compliance documentation for the CDCE431YS die. The die itself carries no UL or IEC component-level certification — those apply to the assembled module, not the bare semiconductor.