Skip to main content
NXP Semiconductors MRFE6S9060NR1 — Logic ICs

NXP MRFE6S9060NR1 RF LDMOS Transistor, 14W at 880MHz

MPNMRFE6S9060NR1
End of Life

NXP MRFE6S9060NR1 LDMOS RF power transistor, 66V rated, 880 MHz, 21.1 dB gain, 14 W output power, TO-270AA surface-mount package.

$48.4Ref. price · indicative, final on quote
PackagingTO-270AA
RoHSROHS3 Compliant
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

MRFE6S9060NR1 specifications
ParameterValue
MountingSurface Mount
FET typeLDMOS
Voltage - test28 V
Voltage - rated66 V
Current - test450 mA
Power - output14W
Frequency880MHz
Gain21.1dB
PackageTape & Reel (TR); Cut Tape (CT)
CaseTO-270AA

Product details

RF power transistor for 880 MHz base-station and ISM amplifiers

The NXP MRFE6S9060NR1 is an LDMOS FET designed for 880 MHz RF power amplification, delivering 14 W output with 21.1 dB gain when biased at 28 V and 450 mA quiescent current. The 66 V drain-source rating provides headroom for mismatched loads and high-VSWR conditions common in cellular infrastructure and industrial RF heating applications. In a 50-ohm system, the 21.1 dB gain figure means a typical driver stage needs only about 100 mW of drive power to reach full rated output, which simplifies the gain chain and reduces the number of pre-driver stages.

Surface-mount TO-270-2 — footprint and thermal management

It is not a through-hole bolt-down package; the board-level footprint uses the large-source-tab pad for both electrical connection and heat sinking. Thermal management requires a copper spreader and thermal vias under the source tab to keep the junction within limits at the 14 W continuous output level.

Frequently asked questions

What is MRFE6S9060NR1's gain at 880 MHz?

The datasheet specifies a gain of 21.1 dB at 880 MHz under the test conditions of 28 V drain voltage and 450 mA quiescent current. This gain figure is the small-signal or rated gain at the fundamental frequency; it is the number to use for link-budget calculations in the driver stage design.