Timing budget: ±25 ppm total stability
The DSC8001CI2-PROGRAMMABLE: For a 100 MHz reference clock, that translates to a maximum drift of ±2.5 kHz — tight enough for most MCU and FPGA system clocks without external calibration. Maximum supply current is 12.2 mA, so the thermal contribution to drift is minimal in still-air layouts.
