133 MHz Quad I/O — what the clock rate means for the bus
A 133 MHz SPI clock with Quad I/O delivers read throughput in continuous-read mode. That is enough to feed a Cortex-M or RISC-V core executing directly from Flash without a wait-state penalty at moderate core speeds.
