Skip to main content
Infineon Technologies S25FL256SAGBHI200 — Memory (DRAM / SRAM / Flash / EEPROM)

S25FL256SAGBHI200 NOR Flash, 256 Mbit, Quad SPI, 133 MHz

MPNS25FL256SAGBHI200
Active

Infineon FL-S series, S25FL256SAGBHI200, 256 Mbit NOR Flash, SPI - Quad I/O interface, 133 MHz clock, 2.7V–3.6V supply, 24-TBGA package, -40°C to 85°C operating temperature.

$6.0400Ref. price · indicative, final on quote
Packaging24-TBGA
RoHSROHS3 Compliant
SeriesFL-S
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

S25FL256SAGBHI200 specifications
ParameterValue
SeriesFL-S
Memory typeNon-Volatile
MountingSurface Mount
Supply voltage2.7V ~ 3.6V
Clock frequency133 MHz
Memory interfaceSPI - Quad I/O
Operating temperature-40°C~85°C(TA)
PackageTray
TechnologyFLASH - NOR
Memory size256Mbit
Memory formatFLASH
Case24-TBGA
Memory organization32M x 8

Product details

The S25FL256SAGBHI200: It communicates over a SPI interface with Quad I/O support, clocked at 133 MHz. The 24-TBGA package (8x6 mm body) is a space-saving BGA footprint suited for compact embedded systems where board area is tight.

Quad SPI throughput and bus margin

For a system engineer, that means the flash can sustain code-execute-in-place (XIP) or fast firmware boot without stalling the CPU. The 2.7V to 3.6V supply range aligns with standard 3.3V logic rails and also tolerates a 2.8V battery-backed supply in portable or backup scenarios.

For a BOM that needs a stable NOR Flash supply for the next several years, this is a current-production device suitable for new designs. The ROHS3 compliance is standard for European and global markets.

24-BGA footprint and layout notes

The 24-ball TBGA package (8x6 mm) is a fine-pitch BGA. For the PCB layout engineer: the ball pitch is 0.8 mm typical for this form factor, requiring via-in-pad or microvia fanout for the Quad SPI signals. Keep the SPI trace lengths matched within 10 mm to avoid skew at 133 MHz. Decouple with a 100 nF ceramic near each supply ball — the 2.7V–3.6V rail is shared with the core and I/O, so a clean supply is critical for signal integrity on the Quad lines.

Frequently asked questions

What is the memory size and interface of S25FL256SAGBHI200?

It is a 256 Mbit NOR Flash organized as 32M x 8 bits, with a SPI interface that supports Quad I/O (four data lines) at a 133 MHz clock.

Does S25FL256SAGBHI200 support Quad SPI?

Yes, the memory interface is SPI - Quad I/O, meaning it uses four data lines for higher throughput — up to 532 Mbps at 133 MHz.