Skip to main content
Log in
Infineon Technologies S25FL128SAGMFIG01 — Memory (DRAM / SRAM / Flash / EEPROM)

Infineon S25FL128SAGMFIG01 128 Mbit NOR Flash

MPNS25FL128SAGMFIG01
Active

Infineon FL-S Series NOR Flash, S25FL128SAGMFIG01, 128 Mbit (16M x 8), SPI - Quad I/O, 133 MHz, 2.7V-3.6V, -40°C to 85°C, 16-SOIC (0.295", 7.50mm Width), Tube.

$4.6400Ref. price · indicative, final on quote
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

S25FL128SAGMFIG01 specifications
ParameterValue
SeriesFL-S
Memory typeNon-Volatile
MountingSurface Mount
Supply voltage2.7V ~ 3.6V
Clock frequency133 MHz
Memory interfaceSPI - Quad I/O
Operating temperature-40°C~85°C(TA)
PackageTube
TechnologyFLASH - NOR
Memory size128Mbit
Memory formatFLASH
Case16-SOIC (0.295\", 7.50mm Width)
Memory organization16M x 8

Product details

The non-volatile storage holds firmware images, configuration tables, or calibration data that must survive power cycles.

133 MHz Quad SPI — throughput and bus timing

At 133 MHz with Quad I/O, the part can sustain read throughput well above what a single-bit SPI at lower clock rates delivers. That matters when the flash is used for execute-in-place (XIP) code or when loading FPGA bitstreams — the memory interface becomes the bottleneck, not the core. The Quad I/O protocol uses four data lines for reads, so the effective data rate is four bits per clock cycle.

Housed in a 16-SOIC package with a 7.50 mm body width (0.295" wide), the part is a surface-mount device that reflows with standard lead-free profiles.

Infineon lists the S25FL128SAGMFIG01 as Active (current production).

Frequently asked questions

Does S25FL128SAGMFIG01 support Quad SPI read?

Yes, the memory interface is SPI - Quad I/O, which supports quad read operations using four data lines. This is the interface that enables the 133 MHz clock to deliver practical read throughput for code shadowing and data transfer.