128 Mbit NOR Flash for code storage and execute-in-place
Quad I/O mode uses four data lines to transfer four bits per clock cycle, quadrupling the throughput of standard SPI without adding address pins. At 133 MHz, the effective read bandwidth exceeds 66 MB/s in Quad I/O fast-read mode, which is critical for reducing boot time or supporting real-time firmware updates. The 24-BGA (8x6 mm) package occupies roughly 48 mm² of board area, but the BGA footprint demands controlled impedance routing on the SPI lines and may require microvia fan-out on boards with fewer than four layers. The 0.80 mm ball pitch is manageable with standard PCB fabrication tolerances.
Sourced through our distribution network against an RFQ.
