Skip to main content
Log in
Infineon Technologies S25FL128P0XMFI003M — Memory (DRAM / SRAM / Flash / EEPROM)

Infineon S25FL128P0XMFI003M SPI NOR Flash, 128Mbit, 104 MHz

MPNS25FL128P0XMFI003M
Obsolete

Infineon Technologies FL-P series SPI NOR Flash, S25FL128P0XMFI003M, 128Mbit, 104 MHz, 2.7V-3.6V, -40°C to +85°C, 16-SOIC, Tray.

Infineon Technologies S25FL128P0XMFI003M datasheet (PDF)
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Jul 2026

Specifications

S25FL128P0XMFI003M specifications
ParameterValue
SeriesFL-P
Memory typeNon-Volatile
MountingSurface Mount
Supply voltage2.7V ~ 3.6V
Clock frequency104 MHz
Memory interfaceSPI
Operating temperature-40°C ~ 85°C (TA)
PackageTray
TechnologyFLASH - NOR
Memory size128Mbit
Memory formatFLASH
Case16-SOIC (0.295\", 7.50mm Width)
Memory organization16M x 8
Write cycle time - word, page3ms

Product details

Lifecycle reality for BOM planning

The S25FL128P0XMFI003M: For existing designs, this part is sourced through independent distribution channels — quantities are lot-specific and confirmed at RFQ. No official successor or pin-compatible replacement is recorded from Infineon for this order code.

Key parametrics for the SPI NOR Flash line

Organised as 16M x 8 bits, the 128Mbit memory uses a standard SPI interface with a clock frequency up to 104 MHz — the quad-I/O read mode delivers the throughput needed for execute-in-place (XIP) firmware or configuration storage.

Frequently asked questions

How do I get current pricing and availability for S25FL128P0XMFI003M?

Submit an RFQ through this listing. Pricing and stock are confirmed at quote time based on current surplus and broker-channel inventory. No stock-holding claim is made here; each RFQ is sourced against the requested quantity.

What is the closest pin-compatible alternative to S25FL128P0XMFI003M in this Memory family?

No official pin-compatible successor or second-source order code is recorded from Infineon for this specific part number. A functional replacement would require a board-level evaluation of package, interface, and timing compatibility.