Skip to main content
Log in
Infineon Technologies S25FL032P0XMFB003 — Memory (DRAM / SRAM / Flash / EEPROM)

S25FL032P0XMFB003 32Mbit NOR Flash, 104 MHz SPI, AEC-Q100

MPNS25FL032P0XMFB003
Obsolete

Infineon S25FL032P0XMFB003, Automotive AEC-Q100 FL-P series, 32Mbit SPI NOR Flash, 104 MHz clock, 2.7V–3.6V supply, -40°C to 105°C, 16-SOIC package.

$360.4700Ref. price · indicative, final on quote
Infineon Technologies S25FL032P0XMFB003 datasheet (PDF)
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Jul 2026

Specifications

S25FL032P0XMFB003 specifications
ParameterValue
SeriesAutomotive, AEC-Q100, FL-P
Memory typeNon-Volatile
MountingSurface Mount
Supply voltage2.7V ~ 3.6V
Clock frequency104 MHz
Memory interfaceSPI - Quad I/O
Operating temperature-40°C ~ 105°C (TA)
PackageTape & Reel (TR)
TechnologyFLASH - NOR
Memory size32Mbit
Memory formatFLASH
Case16-SOIC (0.295\", 7.50mm Width)
Memory organization4M x 8
Write cycle time - word, page5µs, 3ms

Product details

Obsolete — last-time-buy planning

For a new-design replacement, the Infineon FL-P family includes pin-compatible higher-density options (e.g., 64Mbit S25FL064P) that share the same SPI interface and 16-SOIC footprint — verify the exact order code against your BOM's density requirement.

32Mbit SPI NOR Flash — key parametrics

This is a 32Mbit (4M x 8) SPI NOR Flash from the Automotive AEC-Q100-qualified FL-P series. It supports Quad I/O reads at up to 104 MHz, which delivers useful throughput for code shadowing or data logging in a 3.3V system. Write cycle times are 5 µs for a word and 3 ms for a page, typical for this process node.

Frequently asked questions

What is the replacement for S25FL032P0XMFB003?

Infineon's FL-P family offers pin-compatible higher-density parts such as the 64Mbit S25FL064P, which shares the same SPI Quad I/O interface and 16-SOIC footprint. Verify the exact density and order code against your BOM requirements.

What is the memory size of S25FL032P0XMFB003?

It is a 32Mbit NOR Flash, organized as 4M x 8 bits.