300 MHz QDR II SRAM for high-throughput buffering
The Infineon CY7C1613KV18-300BZI is a 144 Mbit QDR II synchronous SRAM organized as 8M x 18 bits, clocked at 300 MHz. The QDR II architecture delivers two data words per clock cycle on separate read and write ports, eliminating bus-turnaround dead cycles that standard synchronous SRAMs incur.
Infineon lists the CY7C1613KV18-300BZI as Active. The 300 MHz speed grade is the fastest in the CY7C1613KV18 family, so if your design currently uses the 250 MHz variant, this part drops in at the same footprint and supply voltage with additional timing margin.
