Skip to main content
Infineon Technologies CY7C1570KV18-500BZXC — Memory (DRAM / SRAM / Flash / EEPROM)

Infineon CY7C1570KV18-500BZXC 72Mbit DDR II+ SRAM, 500 MHz

MPNCY7C1570KV18-500BZXC
End of Life

Infineon CY7C1570KV18-500BZXC, synchronous DDR II+ SRAM, 72Mbit (2M×36), 500 MHz clock, parallel interface, 1.7–1.9V supply, 165-FBGA (13×15mm) tray, 0°C–70°C commercial grade.

$282.2400Ref. price · indicative, final on quote
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

CY7C1570KV18-500BZXC specifications
ParameterValue
Memory typeVolatile
MountingSurface Mount
Supply voltage1.7V ~ 1.9V
Clock frequency500 MHz
Memory interfaceParallel
Operating temperature0°C ~ 70°C (TA)
PackageTray
TechnologySRAM - Synchronous, DDR II+
Memory size72Mbit
Memory formatSRAM
Case165-LBGA
Memory organization2M x 36

Product details

72Mbit DDR II+ SRAM at 500 MHz — what it brings to the backplane

The Infineon CY7C1570KV18-500BZXC is a 72Mbit synchronous DDR II+ SRAM organized as 2M x 36 bits, clocked at 500 MHz over a parallel interface.

Active lifecycle — BOM planning

Infineon lists the CY7C1570KV18-500BZXC as Active. That means no last-time-buy window to track, no PCN for obsolescence to watch. The Tray package is the standard shipping format for pick-and-place reels; confirm reel availability at quote time if tape-and-reel is required for the line.

Package and footprint — 165-FBGA (13×15mm)

The 165-ball FBGA measures 13×15 mm. The CY7C1570KV18-500BZC shares the same die and footprint.

The storage range extends beyond operating.

Frequently asked questions

Will CY7C1570KV18-500BZXC drop into a board designed for CY7C1570KV18-500BZC?

Yes. Both share the same 165-FBGA footprint, 72Mbit density, 500 MHz clock, and 1.7–1.9V supply. The only difference is the shipping package — Tray for BZXC, Bulk for BZC. No board or firmware change is required.

What is the closest functional alternative at a lower speed grade?

The CY7C1550KV18-400BZC is the same 72Mbit DDR II+ SRAM in 2M×36 organization, but clocked at 400 MHz instead of 500 MHz. It is a direct drop-in for cost-sensitive designs that can tolerate the lower bandwidth.