72 Mbit synchronous SRAM — timing and interface
The CY7C1482BV33-200BZI: Organized as 4M x 18, this is a synchronous SRAM with a 200 MHz clock and a 3 ns access time — the pipelined architecture lets the controller issue a new address every cycle while the read data from the previous cycle is still being driven out.
