It runs at a 167 MHz clock with a 3.4 ns access time, operating from a 3.135 V to 3.6 V supply. This class of synchronous SRAM is used in high-throughput applications such as network packet buffers, DSP coefficient storage, cache memory in embedded processors, and test-and-measurement data acquisition, where deterministic read/write latency and zero dead cycles between bursts are critical.
167 MHz clock and 3.4 ns access — what they mean for bus timing
The 167 MHz clock rate sets the bus speed for pipelined reads and writes. With a 3.4 ns access time, the SRAM can deliver the first word within one clock cycle and sustain back-to-back bursts at full rate.
Commercial temperature grade — environment matters
No last-time-buy or end-of-life notice is in effect.