NoBL architecture and bus timing
The CY7C1370D-167AXIT: The NoBL (No Bus Latency) pipeline eliminates the turnaround cycle between read and write on the same port — the next access starts on the clock edge following the address, not after a wait state. At 167 MHz this saves one clock per transaction direction change, which matters when the memory is shared between a processor and a DMA engine. The parallel interface uses a common address and data bus, so the controller must match the timing to the SRAM's spec sheet limits.
Infineon lists the CY7C1370D-167AXIT as Obsolete.
