256K x 36 synchronous SDR SRAM at 100 MHz
The CY7C1354A-100AC is a 9Mbit synchronous SRAM organized as 256K words by 36 bits, using a single-data-rate (SDR) pipeline on a parallel interface. The 100 MHz clock and 5 ns access time mean the memory controller has exactly one clock cycle to latch the output after the address is presented — any board-level skew beyond 5 ns pushes the read window past spec.
3.3V supply and commercial temperature envelope
Supply voltage is 3.135V to 3.465V — a 3.3V nominal rail with ±5% tolerance. The controller's VDD must stay within this window; a 3.0V rail (common on some FPGAs) is below the minimum and will cause read failures.
Infineon lists the CY7C1354A-100AC as Obsolete. The package is the footprint to match; any replacement candidate must land on the same body and pinout.
