2 Mbit synchronous SRAM for high-throughput buffer memory
The Infineon CY7C1329H-133AXC is a 2 Mbit synchronous SDR (Single Data Rate) SRAM organized as 64K words by 32 bits. It clocks at 133 MHz with a 4 ns access time, making it suitable for cache memory, network packet buffers, and DSP local storage where deterministic read/write latency matters. The 32-bit wide data bus matches many processor and FPGA local memory interfaces without external muxing.
The 133 MHz clock rate supports back-to-back pipelined transactions at 133 million transfers per second on the parallel bus. The 4 ns access time from clock edge to data valid gives the controller a tight but workable setup/hold window at that speed.
Last Buy — plan the procurement window
This means Infineon has announced end-of-life and is accepting final orders for a limited period. Buyers should commit last-time-buy quantities now to cover production through the product's service life.
