10 ns asynchronous SRAM — why the access time matters for bus timing
The CY7C1011CV33-10ZSXA is a 2Mbit asynchronous SRAM organized as 128K x 16 bits with a parallel interface. Its 10 ns access time and 10 ns write cycle time match for full-speed back-to-back read-write sequences.
