The Cypress CY7C025-15AXI is a 128Kbit dual-port asynchronous SRAM organized as 8K x 16 bits. It gives two independent bus masters simultaneous read/write access to the same memory.
In a shared-memory design, that number eats directly into the setup-and-hold budget of the receiving controller.
No last-time-buy window remains open from the manufacturer. The only channel for this part is the independent surplus and broker market.
