Skip to main content
Infineon Technologies CY62136CV30LL-70BAIT — Microcontrollers & Processors (MCU / MPU / DSP)
Infineon Technologies

CY62136CV30LL-70BAIT SRAM, 2Mbit, 70ns, 48-TFBGA, MoBL

MPNCY62136CV30LL-70BAIT
End of Life

Cypress MoBL® CY62136CV30LL-70BAIT asynchronous SRAM, 2Mbit (128K x 16), 70 ns access, 2.7-3.3 V, -40 to +85 °C, 48-TFBGA (7x7 mm), Bulk.

$1.12Ref. price · indicative, final on quote
CY62136CV30LL-70BAIT datasheet
Packaging48-TFBGA
StockContact for availability
Lead timeIn Stock wk
MOQ1 pcs
  • 100% new & originalTraceable channels only — no refurbs, no pulls, no remarked parts.
  • Date & lot codes on quoteStated per line before you commit; label photos on request.
  • MSL-compliant ESD packingMoisture-sealed bags with indicator cards; reels photo-verified.
  • PayPal buyer protectionPay by T/T, PayPal or Payoneer — card payments covered end to end.

Specifications

CY62136CV30LL-70BAIT Technical Specifications
ParameterValue
SeriesMoBL®
Memory typeVolatile
Mounting typeSurface Mount
Voltage2.7V ~ 3.3V
Memory interfaceParallel
Operating temperature-40°C ~ 85°C (TA)
PackageBulk
TechnologySRAM - Asynchronous
Access time70 ns
Memory size2Mbit
Memory formatSRAM
Case48-TFBGA
Memory organization128K x 16
Write cycle time - word, page70ns

Product details

2 Mbit asynchronous SRAM in a 7x7 mm BGA

The CY62136CV30LL-70BAIT is a 2 Mbit asynchronous SRAM from Cypress's MoBL® (More Battery Life) series, organized as 128K words by 16 bits.

70 ns access and write-cycle timing

With a 70 ns access time and a matching 70 ns write cycle time (word/page), this SRAM delivers predictable read and write latencies for bus-synchronous or asynchronous microcontroller interfaces. The 70 ns figure sets the minimum cycle period — the controller must hold address and control signals stable for at least that window.

Frequently asked questions

Who supplies CY62136CV30LL-70BAIT and how is it quoted for volume purchases?

This part is supplied through independent distribution channels.

What is the memory organization and access time of this SRAM?

The CY62136CV30LL-70BAIT is organized as 128K x 16 bits (2 Mbit total) and has a 70 ns access time with a matching 70 ns write cycle time.