Analog Devices AD5932YRUZ — Sensors & Transducers
Technical Documents PDF / CAD
RoHS Compliant · Lead-Free EIA-481 Standard
Analog Devices / Sensors & Transducers

AD5932YRUZ DDS IC – 50 MHz Master Clock, 10-Bit, 16-TSSOP

MPN AD5932YRUZ
End of Life Spot Stock · 24-48h Dispatch 100% Original Sealed

Analog Devices AD5932YRUZ, 10-bit DDS IC, 50 MHz master clock, 24-bit tuning word, 2.3 V to 5.5 V supply, -40°C to 125°C, 16-TSSOP, Tube

In Stock: 2,824 pcs
MOQ: 1 pcs
Logistics: DHL / FedEx DAP (Global Express · 3-7d) Russia & CIS DDP (Door-to-Door Cleared)
Dispatch: Shenzhen / HK
Unit Price (USD)
$12.49 / pc
Direct Purchase Ready
Volume Pricing Breaks Confirmed upon quotation
1+ pcs
$12.49
10+ pcs
$11.24
30+ pcs
$10.24
100+ pcs
$9.24
500+ pcs
$8.62
1,000+ pcs
$8.12
Working on a production BOM or have a target unit price? Submit Target Price
Buy Now

$12.49 / ea

2,824 in stock — maximum per order · 3–4 days lead time

$11.24 / ea from 10 pcs

Upload Full BOM List
[SPEC] Essential Parameters Snapshot Full Specifications (8)
Package / Case 16-TSSOP (0.173", 4.40mm Width)
Supply Voltage 2.3V ~ 5.5V

Full Technical Specifications

8 Parameters
AD5932YRUZ specifications
Parameter / AttributeSpecification / Value
MountingSurface Mount
Supply voltage2.3V ~ 5.5V
Operating temperature-40°C ~ 125°C
Tuning word width24 b
PackageTube
Master fclk50 MHz
Case16-TSSOP (0.173\", 4.40mm Width)
Resolution10 b
[DESK] Shenzhen Spot Allocation · 2h Response

Need Immediate Spot Stock or Shortage Allocation for AD5932YRUZ?

Factory lead times blocking production? We lock verified brand-new original stock in Shenzhen within 2 hours.

Quote SLA 2 Hours
[01] Emergency Shortage 24-48h Shenzhen Dispatch

Direct access to Shenzhen floor inventory, franchised allocation buffers, and factory bonded stock to resolve line-down shutdowns.

[02] Industrial Packaging Tape & Reel / Tray / Tube

Standard factory-sealed packaging compliant with EIA-481 standards for automated high-speed SMT pick-and-place lines.

[03] WhatsApp QC Proof 45x Microscope QC Photos

High-resolution photos of original reel labels, 2D DataMatrix, and pin coplanarity sent via WhatsApp/Telegram before you release wire payment.

● USD Wire Transfer (SWIFT T/T) · DAP Express / DDP Delivery

Technical Details & Description

50 MHz DDS core with 24-bit tuning resolution

The AD5932YRUZ is a direct digital synthesis (DDS) IC from Analog Devices that generates a programmable sine-wave output using a 50 MHz master clock. The 24-bit tuning word width gives fine frequency steps — at 50 MHz fclk the resolution is below 3 Hz per step, useful for swept-frequency sensor excitation and signal generation. The on-chip 10-bit DAC sets the amplitude resolution. For applications like impedance spectroscopy or network analysis, the 10-bit amplitude translates to a spurious-free dynamic range that is adequate for many industrial measurement loops, though a higher-resolution external DAC can follow the DDS core if needed.

Wide supply and temperature envelope

Supply range spans 2.3 V to 5.5 V, which means the AD5932YRUZ can run directly off a 3.3 V or 5 V rail without a separate LDO.

16-TSSOP footprint and supply rails

The 16-TSSOP package with 0.65 mm pitch and 4.40 mm body width is a common footprint that routes easily on a two-layer board. Surface-mount assembly standard.

Frequently asked questions

What is the closest functional alternative to the AD5932YRUZ?

The AD5932YRUZ-REEL7 is electrically identical — same 50 MHz master clock, 24-bit tuning word, and 10-bit DAC — but ships on tape-and-reel instead of Tube. The AD9834BRUZ shares the same 50 MHz fclk and 10-bit DAC but offers a 28-bit tuning word for finer frequency steps and a 105°C max temperature.

What is the maximum output frequency of the AD5932YRUZ?

With a 50 MHz master clock, the maximum output frequency is half the fclk per Nyquist, or 25 MHz. Practical output is typically limited to about 40% of fclk to keep the image-reconstruction filter manageable.

Does the AD5932YRUZ require an external reference clock?

Yes, the AD5932YRUZ requires an external master clock applied to the MCLK pin. The rated master fclk is 50 MHz. The clock source must be clean — phase noise on the reference directly degrades the output phase noise of the DDS.

AD5932YRUZ
Verified Allocation
Quote