UCC27282QDQ1

Texas Instruments

Texas Instruments UCC27282QDQ1, Automotive-grade half-bridge gate driver, 2.5A source / 3.5A sink peak output, 120V bootstrap, 8-SOIC package, -40°C to 125°C operating range.

Texas Instruments UCC27282QDQ1
Download datasheet (PDF)
[IN STOCK] In Stock: 5 pcs
$6.79/ pc

Volume pricing

Buy Now

MOQ 1 · Tube · RoHS · EIA-481 · DAP/DDP · T/T

Technical specifications

UCC27282QDQ1 specifications
Parameter / AttributeSpecification / Value
Gate typeN-Channel MOSFET
Input typeNon-Inverting
Channel typeIndependent
MountingSurface Mount
Supply voltage5.5V ~ 16V
Logic voltage - VIL, VIH0.9V, 2.4V
High side voltage - max (Bootstrap)120 V
Current - peak output (Source, sink)2.5A, 3.5A
Operating temperature-40°C ~ 125°C
GradeAutomotive
PackageTube
QualificationAEC-Q100
Case8-SOIC (0.154\", 3.90mm Width)
Number of drivers2
Driven configurationHalf-Bridge
Rise (Fall time)12ns, 10ns

Technical details

Half-bridge driver for automotive N-channel MOSFETs

The UCC27282QDQ1 is a Texas Instruments half-bridge gate driver designed for N-channel MOSFETs in automotive power stages. It drives two independent channels with non-inverting inputs, delivering 2.5A peak source and 3.5A peak sink current to charge and discharge the gate capacitance quickly. The bootstrap high-side supply is rated to 120 V maximum, making the part suitable for 48 V and 72 V automotive bus architectures as well as lower-voltage DC-DC converters.

The supply voltage range is 5.5 V to 16 V, covering standard automotive battery rails from a 12 V nominal system through load-dump transients. Logic input thresholds are 0.9 V (VIL) and 2.4 V (VIH), compatible with 3.3 V and 5 V microcontrollers without external level shifting. Rise and fall times are 12 ns and 10 ns typical — the faster fall edge helps minimise dead-time overlap when driving large MOSFETs in synchronous rectification stages.

Active production, 8-SOIC package

It is supplied in a tube and also available in tape-and-reel variants under the base product number UCC27282. No exposed thermal pad — junction-to-ambient thermal resistance is managed through copper pour area on the drain connections.

UCC27282QDQ1
[ALLOC] verified
Quote