UCC27211DR

Texas Instruments

Texas Instruments UCC27211DR, half-bridge N-channel MOSFET gate driver, 4A peak output, 8V~17V supply, 120V bootstrap, 7.2ns rise, 5.5ns fall, 8-SOIC, -40°C~140°C.

UCC27211DR
[IN STOCK] In Stock: 1,049 pcs
$2.74/ pc

Volume pricing

Buy Now

MOQ 1 · Tape & Reel (TR); Cut Tape (CT) · RoHS · EIA-481 · DAP/DDP · T/T

Technical specifications

UCC27211DR specifications
Parameter / AttributeSpecification / Value
Gate typeN-Channel MOSFET
Input typeNon-Inverting
Channel typeIndependent
MountingSurface Mount
Supply voltage8V ~ 17V
Logic voltage - VIL, VIH1.3V, 2.7V
High side voltage - max (Bootstrap)120 V
Current - peak output (Source, sink)4A, 4A
Operating temperature-40°C~140°C(TJ)
PackageTape & Reel (TR); Cut Tape (CT)
Case8-SOIC (0.154\", 3.90mm Width)
Number of drivers2
Driven configurationHalf-Bridge
Rise (Fall time)7.2ns, 5.5ns

Technical details

Half-bridge gate driver with 4 A peak drive — what it buys you

Its 4 A peak source and 4 A peak sink current let it charge and discharge the gate capacitance of large power FETs quickly, which directly reduces switching losses in DC-DC converters, motor drives, and class-D audio amplifiers.

120 V bootstrap — what bus voltage it handles

The high-side driver is bootstrapped and rated for a maximum voltage of 120 V. That covers 48 V, 72 V, and 96 V nominal rails with margin, but not 240 VAC rectified (~340 VDC) — for those you need a 600 V or 800 V bootstrap rated driver. The 8 V to 17 V supply range matches standard bias rails from 12 V or 15 V auxiliary supplies.

7.2 ns rise time — layout matters

Fast edges minimise the dead-time needed between high-side and low-side conduction, but they also create di/dt loops that radiate if the gate-drive return path is not kept tight. A 0.1 µF ceramic cap within 2 mm of each supply pin is the minimum — the datasheet layout example is worth following exactly.

Logic thresholds: 1.3 V / 2.7 V — 3.3 V logic compatible

The input logic-low threshold is 1.3 V and logic-high is 2.7 V. That means a 3.3 V PWM signal from an MCU or DSP drives the inputs directly without a level shifter. The non-inverting input type and independent channel architecture let each output be controlled separately, useful for asymmetric dead-time or interleaved phases.

UCC27211DR
[ALLOC] verified
Quote