Skip to main content
TLV5618AQDR

TLV5618AQDR 12-bit dual DAC, 10 µs settling, -40 to 125°C

MPNTLV5618AQDR
Active

Texas Instruments TLV5618AQDR, dual 12-bit voltage-output DAC, 10 µs settling time, SPI interface, external reference, 8-SOIC package, -40 to 125°C operating range.

$11.0610Ref. price · indicative, final on quote
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Jul 2026

Specifications

TLV5618AQDR specifications
ParameterValue
Output typeVoltage - Buffered
MountingSurface Mount
Reference typeExternal
Voltage - supply, analog2.7V ~ 3.3V, 5V
Voltage - supply, digital2.7V ~ 3.3V, 5V
Data interfaceSPI
Operating temperature-40°C~125°C
PackageTape & Reel (TR); Cut Tape (CT)
ArchitectureString DAC
INL (DNL)±2, ±0.5
Settling time10µs
Number of bits12
Case8-SOIC (0.154\", 3.90mm Width)
Differential outputNo
Number of d (A converters)2

Product details

Dual 12-bit DAC with 125°C ceiling

The TLV5618AQDR is a dual 12-bit voltage-output DAC from Texas Instruments, built on a String DAC architecture. It delivers two independent buffered analog outputs from a single SPI data interface, with an external reference setting the full-scale range.

The 10 µs settling time to ±0.5 LSB (typical) sets the maximum update rate at roughly 100 kHz for a full-scale step. For closed-loop systems such as a PID-controlled valve or a laser-diode bias, this settling window determines the achievable loop bandwidth — a 10 µs DAC limits the crossover frequency to well below 50 kHz once the ADC conversion and control-law computation are added. The output swings rail-to-rail on the low end but does not reach the positive rail — the actual compliance depends on the load current and the output-stage headroom.

Package, supply, and production status

The TLV5618AQDR is supplied in an 8-pin SOIC package (0.154-inch body width, 3.90 mm), surface-mount, with a standard 1.27 mm pitch. The tape-and-reel suffix (R) indicates 2500 units per reel on 13-inch reels. Lifecycle status is Active.

Frequently asked questions

What is the settling time of the TLV5618AQDR?

The settling time is 10 µs typical to ±0.5 LSB for a full-scale step. This sets a practical update rate ceiling around 100 kHz for full-scale transitions.

Can the TLV5618AQDR output negative voltages?

No. The output cannot go below ground or above the positive rail minus headroom. For bipolar output you need an external level-shift amplifier.

What is the difference between TLV5618AQDR and TLV5618AIDR?

The 'Q' variant is preferred for automotive and high-temperature industrial environments. Both are otherwise functionally identical.