Skip to main content
Texas Instruments SN74LVC1G86YZPR — Logic ICs

SN74LVC1G86YZPR single-gate XOR, 74LVC, 1.65V–5.5V, DSBGA-5

MPNSN74LVC1G86YZPR
Active

Texas Instruments 74LVC series, SN74LVC1G86YZPR, XOR (Exclusive OR) gate, 1 circuit, 2 inputs, 32mA output, 1.65V to 5.5V supply, -40°C to 85°C, 5-XFBGA/DSBGA package.

$0.6600Ref. price · indicative, final on quote
Packaging5-XFBGA, DSBGA
RoHSROHS3 Compliant
Series74LVC
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

SN74LVC1G86YZPR specifications
ParameterValue
Series74LVC
Logic typeXOR (Exclusive OR)
MountingSurface Mount
Supply voltage1.65V ~ 5.5V
Current - quiescent10 µA
Current - output high, low32mA, 32mA
I/O channels2
Operating temperature-40°C~85°C
PackageTape & Reel (TR); Cut Tape (CT)
Case5-XFBGA, DSBGA
Number of circuits1
Input logic level - low0.7V ~ 0.8V
Input logic level - high1.7V ~ 2V
Max propagation delay @ v, max CL4ns @ 5V, 50pF

Product details

Single-gate XOR in 5-DSBGA — what the package means for your board

It packs one gate into a 5-bump DSBGA (1.4 mm × 0.9 mm) — the kind of footprint that saves board area on a smartphone mainboard or a compact sensor module but demands a capable pick-and-place and a reflow profile tuned for the 0.5 mm ball pitch. Output drive is rated 32 mA per pin, symmetric sink and source, which is enough to directly drive a low-power LED or feed a downstream CMOS input without a buffer. Quiescent current maxes at 10 µA, so it won't eat into a battery budget. Propagation delay clocks in at 4 ns typical with a 5 V supply and 50 pF load — fast enough for most glueless interface logic, level translation, or parity checking at moderate clock rates.

DSBGA rework and soldering — what the repair tech needs

There is no exposed side leads — all connections are under the body. That means visual inspection of solder joints requires X-ray. For rework, a hot-air station with a fine nozzle (3–4 mm diameter) and a profile peaking around 260 °C works; prebake at 125 °C for 8 hours if the moisture-barrier bag has been open past the floor-life window. Stencil aperture for the 0.5 mm pitch should be 1:1 with the pad, and the PCB land pattern should follow TI's recommended footprint — no via-in-pad unless filled and plated.

Sourcing — active, ROHS3, and available to quote

Submit an RFQ for your target quantity and we'll respond with a firm offer.

Frequently asked questions

What is the equivalent of SN74LVC1G86YZPR?

A functionally similar part in a larger package is the SN74LVC86APWR, which integrates four XOR gates in a TSSOP-14. For a single-gate replacement in a different package, check the SN74LVC1G86DCKR (SC-70-5) — same logic, different footprint.