Skip to main content
Texas Instruments SN74LVC1G04DBVT — Logic ICs

SN74LVC1G04DBVT Single Inverter, 1.65V–5.5V, SOT-23-5

MPNSN74LVC1G04DBVT
Active

Texas Instruments 74LVC series SN74LVC1G04DBVT single inverter, 1.65V–5.5V supply, 32mA output, 3.7ns propagation delay, -40°C to 125°C, SOT-23-5 package.

$0.9400Ref. price · indicative, final on quote
PackagingSC-74A, SOT-753
RoHSROHS3 Compliant
Series74LVC
Independent supplier — new & surplus stockAuthenticity-screened · ESD-safe packingListing updated Aug 2026

Specifications

SN74LVC1G04DBVT specifications
ParameterValue
Series74LVC
Logic typeInverter
MountingSurface Mount
Supply voltage1.65V ~ 5.5V
Current - quiescent10 µA
Current - output high, low32mA, 32mA
I/O channels1
Operating temperature-40°C~125°C
PackageTape & Reel (TR); Cut Tape (CT)
CaseSC-74A, SOT-753
Number of circuits1
Input logic level - low0.7V ~ 0.8V
Input logic level - high1.7V ~ 2V
Max propagation delay @ v, max CL3.7ns @ 5V, 50pF

Product details

Single-gate inverter in SOT-23-5 — the scorch-mark tells you

The output sinks and sources 32 mA symmetrically, so you can drive a small LED or a relay coil directly without a buffer transistor. Propagation delay is 3.7 ns at 5 V with a 50 pF load, which keeps it in the running for clock inversion or high-speed data-path cleanup.

Supply voltage range — why it matters for a repair bench

When you're tracing a dead rail on a controller board and find a 1.8 V domain talking to a 3.3 V domain, a single-gate inverter from the 74LVC family can level-shift and invert in one package. The 1.65 V lower limit means it works with the latest low-voltage sensors and FPGAs, while the 5.5 V ceiling lets it interface with legacy 5 V logic without a separate translator.

Output drive and timing — what the 32 mA and 3.7 ns actually mean

The 32 mA symmetric output drive is unusual for a single-gate logic part in this package. It means you can directly drive a small LED indicator, a piezo buzzer, or a relay coil without adding a discrete MOSFET or transistor. The 3.7 ns propagation delay at 5 V is fast enough for most clock and data inversion tasks up to about 100 MHz — beyond that, you'd want a dedicated LVCMOS buffer or a faster logic family like AUP.

Frequently asked questions

Is SN74LVC1G04DBVT compatible with 3.3V logic?

Yes. At 3.3 V the input logic levels are 0.7 V to 0.8 V for low and 1.7 V to 2 V for high, which are compatible with standard 3.3 V CMOS and LVTTL outputs.